




FPGA Based Hardware Architectures for High Performance Computing Applications

Authors

Bogdan BELEAN | Sergiu POGACIAN | Adrian BOT




□ Content

- A** FPGA Technology Description
- B** cDNA Microarray image processing
- C** Low-density Parity Check Codes (Error Correction Codes)

FPGA

Field Programmable Gate Arrays = digital logic chips containing:

- Configurable Logic Blocks (CLB)
 - LUT (Look Up Table)
 - Multiplexors
 - Flip-Flops
- Programmable interconnects
& switch matrices
- I/O Blocks (programmable)
- Block RAMs
- Processors (Power PC)
- Clock



Major advantage

□ **Spatial vs. temporal computation**

- **temporal** (serial) **computing** – only one computation can proceed at a time. CPU has to wait while program code or data is fetched.
- **spatial** is parallel **computing** – one set of gates is processing on part of the algorithm while other gates are doing other tasks.

$$Y = Ax^2 + Bx + C$$

$$t_1 = x$$


$$t_2 = t_1 * A$$

$$t_2 = t_1 + B$$


$$t_2 = t_2 * t_1$$

$$y = t_2 + C$$

Temporal Computation




Spatial Computation




Microarray experiment:

- ▣ Prelevarea probelor de cDNA
- ▣ Probes labeling (fluorescent markers Cy3, Cy5)
- ▣ Hybridization of cDNA probes on microarray glass slide
- ▣ Microarray scanning
- ▣ Data analysis




- Processing Platforms: *Agilent Feature Extraction Software*, *Agilent GeneSpring*
- GEO database (Gene Expression Omnibus) – images and results
 - Preprocessing
 - Noise removal
 - Image Enhancement
 - Addressing
 - Segmentation
 - Intensity extraction



RAW DATA PARAMETERS FOR "MUS MUSCULUS"
EXPERIMENT DELIVERED BY AGILENT FEATURE

GeneName	PositionX	PositionY	EXTRACTION SOFTWARE	
			Cy3- Signal	Cy5- Signal
AW919304	507.464	100.106	3.30E+03	4.39E+01
CB547437	528.834	101.483	3.65E+02	4.59E+01
TC554731	550.349	99.906	3.08E+02	6.25E+01
Pro25G	571.669	100.822	3.20E+03	1.51E+03
Tmprss2	592.255	99.8414	3.62E+02	6.45E+01
RGD1304622	613.64	100.673	4.99E+02	8.72E+01
...



- The necessity of a workstation, a software platform and a bioinformatics engineer have the following disadvantages:
 - High cost
 - Low efficiency regarding the computational time.
- **Soluton:** Developing application specific hardware architectures for automatic microarray image processing.

How does gene expression influence the living organisms evolution and functions





Image processing methods for automatic microarray image processing

- Preprocessing
 - Enhancing weakly expressed spots

$$I_L(x, y) = \frac{\ln(I_0(x, y) + 1)}{\ln 2^n} \cdot 2^n$$


$$I_A(x, y) = \begin{cases} \frac{2^n \operatorname{atgh}\left(\frac{I(x, y) - k}{k + 1}\right)}{\operatorname{atgh}\left(\frac{-k}{k + 1}\right)}, & I(x, y) \leq k; \\ \frac{2^n \operatorname{atgh}\left(\frac{I(x, y) - k}{2^n}\right)}{\operatorname{atgh}\left(\frac{2^n - 1}{2^n}\right)}, & I(x, y) > k; \end{cases}$$

- Addressing
 - Shock filters

IN : Image profiles


$$VP(x) = \frac{1}{Y} \sum_{y=0}^{Y-1} I(x, y)$$

$$HP(y) = \frac{1}{X} \sum_{x=0}^{X-1} I(x, y)$$



Continuous model

$$U_t = -\operatorname{sign}(U_{xx}) |U_x|$$




a)

Discrete model

$$U_t = -\operatorname{sign}(U_{xx}) |U_x|$$

$$U_i^{n+1} = U_i^n - |DU_i^n| \cdot \operatorname{sign}(D^2U_i^n)$$



b)


Image processing methods for automatic microarray image processing

- Segmentation

- Image convolution

Center element of the kernel is placed over the source pixel. The source pixel is then replaced with a weighted sum of itself and nearby pixels.

(4 x 0)
(0 x 0)
(0 x 0)
(0 x 0)
(0 x 1)
(0 x 1)
(0 x 0)
(0 x 1)
(0 x 1)
+ (-4 x 2)
-8





$$\frac{1}{256}$$



21	31	21
31	48	31
21	31	21

$$\frac{1}{115}$$

2	4	5	4	2
4	9	12	9	4
5	12	15	12	5
4	9	12	9	4
2	4	5	4	2



Overall results



Resurse hardware utilizate

	Transformare Logaritmica	Calcul de profile și adresare (filtre de soc)	Segmentare	Total	Disponibil
Nr. slice reg.	18	355	1068	1441	69120
Nr. slice LUT	-	8525	1736	10261	69120
Nr. Block RAM	-	4	2	6	148
Nr. BUFG	1	-	1	2	32
Nr. DSP48E	4	2	-	6	64


Introduction

□ LDPC

- Introduced by Galager in 1962
- LDPC codes offer remarkable performances falling only 0.04 dB short of the Shannon theoretical limit
- insufficient computational power available for the decoding process
- FPGA/ASIC technologies and digital signal processors, LDPC codes are considered a significant breakthrough in the world of digital communications
- Standards:
 - WiMAX for wireless networks
 - DVB-S2 for satellite broadcasting services use LDPC codes

Introduction

□ LDPC decoding




- iterative decoding
- error correction capacity
- computationally expensive

Introduction


□ LDPC codes

- linear block codes (m,n) where $m = \text{information bits}$ and $n = \text{total no. of bits}$ in a codeword
- $k = \text{control bits added after encoding}$

$$n = m + k$$

- encoding relation: $[i] \cdot G_{m \times n} = [c]$


- decoding – based on parity matrix $H_{M,N}$ – sparse matrix
 - Hard decoding
 - Soft decoding – Message passing algorithm (probability propagation)

$$H_{M,N}$$


no. bits codeword


bits involved in parity check

Introduction

- Standards:
 - WiMAX - 576 x 288
 - DVB-S2 - 1022 x 8176

<i>Implementation approach</i>	<i>Code length (standard)</i>	<i>Throughput</i>
1. GPU	<i>10 000 bits</i>	<i>100Mbps</i>
1. FPGA/ASIC	<i>2048b</i>	<i>240 Mbps</i>
	<i>672b (~WiMAX)</i>	<i>822 Mbps</i>
	<i>64800b (DVB-S2)</i>	<i>520 Mbps</i>
1. ASIP	<i>1620b</i>	<i>300 Mbps</i>
	<i>1620b (WiMAX)</i>	<i>100 Mbps</i>
	<i>2304b (WiMAX)</i>	<i>62 Mbps</i>

FPGA based hardware architectures



the total delay path for updating the var nodes (R3) register values in case of 1 decoding iteration is

$$T = u + v \text{ (clock cycles)}$$

represents the number of 1 values within the H lines

the number of clock cycles necessary for $Sum2_j$ addition, respectively

$$T = 10 \text{ in case of WiMAX standard}$$

WiMAX standard

$M = 576$ codeword length

$N_{iterations} = 10$ the number of iterations for the decoding process

$F_{clk} = 350 \text{ MHz}$ the frequency of the FPGA based decoder

Decoder throughput estimation

$$\text{Throughput} = \frac{M \cdot f_{clk}}{N_{iterations} \cdot T} \approx 2 \text{ GHz}$$

- ▣ Two applications were presented
 - Microarray image processing embedded system
 - LDPC decoder implementation

- ▣ FPGA Technology
 - Iterative algorithms
 - Increased data content
 - Real time system
 - Efficient implementations for high performance computing applications